

NESTED VOLTAGE ISLAND ARCHITECTURE

Abstract

An integrated circuit comprising: a parent terrain; and a hierarchal order of nested voltage islands within the parent terrain, each higher-order voltage island nested within a lower-order voltage island, each nested voltage island having the same hierarchal structure.